



§General Description:

TC7681 MCU is an easy-used 4-bit CPU base microcontroller. It contains 1984-word ROM, 192-nibble RAM, timer/counter, time base, watch dog timer, PWM, interrupt service, IO control hardware, LVR and touch pad feature for specified applications. The device is also suitable for diverse simple applications in control appliance and consumer product.

§Features:

- 1.TouchTC RISC 4-bit CPU core
- 2.Total 26 crucial instructions and two addressing mode
- 3.Most instructions need 1 word and 1 machine cycle(2 system clocks) except read table instruction(RTB)
- 4.Advance CMOS process
- 5.Working memory with 1984*16 program ROM and 192*4 SRAM
- 6.4-level stacks
- 7.LVR voltage can select 2.0V or 2.7V by register
- 8.Operating voltage: 3.0V~5.5V (LVR=2.7V); 2.2V~5.5V (LVR=2.0V)
- 9.System operating frequency: (at VDD=5V)
 - . High-speed system oscillator(RC8M):
 - Built-in RC oscillator: 8MHz (typical) $\pm$ 5%
 - High-speed system clock(OSCH): 4MHz (typical)
 - . Low speed peripheral oscillator(RC32K):
 - Built-in RC oscillator: 32KHz (typical) $\pm$ 30%
 - Low-speed peripheral clock(OSCL): 32KHz (typical)
10. The MCU will go into low speed operation mode (RC32K on and RC8M off) automatically after power on or reset release.
11. Offer 3 IO+10 touch pad or 13 general programmable IO
 - IO port built-in key wake-up feature enable by software setting
 - Providing external interrupt inputs
 - Offering internal signal outputs, like PWM
12. Two time base
 - Time base offers 2 various period interrupt request
13. One 8-bit TCP1 auto-reload timer/counter
 - 4 kind clock sources selected by software
14. One 8-bit TCP2 auto-reload timer/counter, can improve PWM function
 - 4 kind clock sources selected by software



TC7681

15. Built-in 5 set 8-bit PWM output
16. MCU system protection and power saving controlled mode:
 - Built-in watch dog timer (WDT) circuit
 - Built-in low voltage reset (LVR) function
 - Out of user program's range detection
 - Provide high/low system operating speed, sleep and stop mode for power saving control
17. 10 pins with touch pad detection
18. Provide two wire serial interface (IIC-BUS)
19. Provides 10 interrupt sources
 - External: INT0, INT1 shared with IO pad
 - Internal: two timer/counter, two time base, two touch pad's interrupt
 - Two IIC interrupt
20. Provide package types
 - SOP 16/QFN16





TC7681

§Applications:

1. Household electric appliances
2. Consumer products
3. Measurement controller


§Package Description:





TC7681

§Block Diagram:





TC7681

§Pin Description:

Pin Name	Share Pin	IO	Pin No.	Mask Option	Pin Description
VDD	-	Power	+1	-	Positive power supply.
GND	-	Power	+1	-	Negative power supply, ground.
RSTB	-	I	+1	-	External reset input with pull-up, active low.
TA0	PA0/INT0/PWM0	IO/I/O	+3	-	IO port with external interrupt input and PWM output. TA0 is shared with external interrupt input, TA0,TA1,TA2 is shared with PWM output, TA1,TA2 is shared with internal IICBUS,
TA1	PA1/INT1/PWM1/SCL	IO/I/O			
TA2	PA2/PWM2/SDA	IO/O			
TB0	PB0/TP8	IO/I	+2	-	IO port or touch pad input.
TB1	PB1/TP9	IO/I			
TC0	PC0/TP0/PWM3	IO/I	+4	-	IO port with PWM output or touch pad input. TC0,TC1 is shared with PWM output.
TC1	PC1/TP1/PWM4	IO/I			
TC2	PC2/TP2	IO/I			
TC3	PC3/TP3	IO/I			
TD0	PD0/TP4	IO/I	+4	-	IO port or touch pad input.
TD1	PD1/TP5	IO/I			
TD2	PD2/TP6	IO/I			
TD3	PD3/TP7	IO/I			
CI	-	O	+1	-	Touch signal output.
			17	-	



TC7681

§IO Cell Type Description:

Pin Name	IO Cell Type	Description
TA0	Figure IO-D	STD IO with internal PWM output and external interrupt trigger input.
TA1	Figure IO-E	STD IO with internal PWM output and external interrupt trigger input and IIC.
TA2	Figure IO-F	STD IO with internal PWM output and IIC.
TB0~TB1	Figure IO-A	STD IO with touch pad input.
TC0~TC1	Figure IO-G	STD IO with internal PWM output and touch pad input.
TC2~TC3	Figure IO-A	STD IO with touch pad input.
TD0~TD3	Figure IO-A	STD IO with touch pad input.

§Absolute Maximum Ratings:

Item	Symbol	Rating	Unit
Operating Temperature	Top	-20~+70	°C
Storage Temperature	Tst	-50~+125	°C
Supply Voltage	VDD	VSS-0.3~VSS+6.0	V
Input Voltage	Vin	VSS-0.3~VDD+0.3	V
Human Body Mode	ESD	MIL-STD Class 3A (4KV~8KV)	

Note: VSS symbolizes for system ground.



TC7681

§DC and AC Characteristics:

§§DC Characteristics: (Test condition at room temperature=25oC)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Operating Voltage	VDD	F _{CPU} =4MHz, LVR on 2.0V	2.2	-	5.5	V
		F _{CPU} =4MHz, LVR on 2.7V	3.0	-	5.5	V
Low Voltage Reset (LVR)	V _{LVR1}	LVR select 2.0V	-	2.0	2.1	V
	V _{LVR2}	LVR select 2.7V	-	2.7	2.9	V
Operating Current (Normal Mode, CPU working, IO no load)	I _{nd1}	VDD=5.0V, no load, RC32K on, RC8M on, F _{CPU} =4MHz <u>LVR on, Bandgap off</u>	-	2.5	3.0	mA
	I _{nd2}	VDD=5.0V, no load, RC32K on, RC8M off, F _{CPU} =32KHz <u>LVR on, Bandgap off</u>	-	30	50	uA
Operating Current (Sleep Mode, CPU stop, IO no load)	I _{sd1}	VDD=5.0V, no load, RC32K on, RC8M on, LVR on, <u>Bandgap off</u>	-	0.9	1.3	mA
	I _{sd2}	VDD=3.0V, no load, RC32K on, RC8M off, LVR on, <u>Bandgap off</u>	-	7	12	uA
Standby Current (Stop Mode, CPU stop, IO no load)	I _{sd3}	VDD=5.0V, no load, RC32K off, RC8M off, <u>LVR on, Bandgap off</u>	-	-	3	uA
LVR Current	I _{LVR}	VDD=5.0V	-	1	2	uA
Input Ports	V _{IL1}	Input Low Voltage	0	-	0.2	VDD
Input Ports	V _{IH1}	Input High Voltage	0.8	-	1.0	VDD
RSTB & INT	V _{IL2}	Input Low Voltage	0	-	0.3	VDD
RSTB & INT	V _{IH2}	Input High Voltage	0.7	-	1.0	VDD
Output port Sink Current (exclude TA0)	I _{OL2}	VDD=5.0V, VOL=0.6V	-	8	-	mA
Output Port Source Current (exclude TA0)	I _{OH2}	VDD=5V, VOH=4.3V	-	-4	-	mA
TA0 Sink Current	I _{OL1}	VDD=5.0V, VOL=0.6V	-	2	-	mA
TA0 Source Current	I _{OH1}	VDD=5V, VOH=4.3V	-	-1	-	mA
IO Port Pull-up Resistor	R _{PH1}	VDD=5.0V	100	150	200	KΩ
RSTB Pull-up Resistor	R _{PH2}	VDD=5.0V	30	50	80	KΩ
<u>Bandgap Current</u>	<u>I_{BGAP}</u>	<u>VDD=3.0V</u>		125		uA
<u>Bandgap Voltage</u>	<u>V_{BGAP}</u>		0.97	1.0	1.03	V



§AC Characteristics (Test condition at room temperature=25°C):

Parameter	Test Condition		Min.	Typ.	Max	Unit
External Reset	Low active pulse width $t_{RES.}$		2	-	-	CPU clock
Interrupt Input	Low active pulse width $t_{INT.}$		2	-	-	CPU clock
Wake Up Input	Low active pulse width $t_{WKUP.}$, application de-bounce should be manipulated by users' software.		4	-	-	OSCL
System Oscillator Frequency	RC8M (Built-in RC)	 VDD=5.0V	7.6M	8M	8.4M	Hz
Peripheral Oscillator Frequency	RC32K (Built-in RC)(OSCL)	VDD=5.0V	22K	32K	42K	Hz
Startup Period Of system clock	T_{OSCH} (Built-in RC)	Wake-up from off mode	8	-	-	OSCH
	T_{OSCL} (Built-in RC)	Wake-up from off mode	8	-	-	OSCL
Stable time Of System Clock Switching	T_{OSCH} (Built-in RC)	OSCL→OSCH & OSCH off	8	-	-	OSCH
	(If H/L=0 then OSCH stop)					
	T_{OSCL} (Built-in RC)	OSCH→OSCL & OSCL on	8	-	-	OSCL
Timer/Counter Input Clock Frequency	Input frequency rating, no de-bounce circuit built-in, VDD=5V.		DC	-	8M	Hz
System Stable Time After Power Up	After power up, the system needs to initialize the configured state and OST.		-	-	40	ms
Bandgap Stable Time				100	us	



TC7681

§Memory Map:

ROM Address	RAM Address	Function Block
000 _H ~7BF _H	-	Program ROM [1984*16]
-	000 _H ~007 _H	File Registers
-	008 _H ~01F _H	Peripheral registers (I)
-	020 _H ~0DF _H	Working RAM [192*4]
-	200 _H ~303 _H	Peripheral registers (II)

§Interrupt Vectors:

Interrupt Vectors	Function Description
000 _H	Hardware reset
001 _H	Hardware interrupt

§File Registers:

Address	Symbol	R/W	Default	Description
000 _H	(DP1)	R/W	----	Indirect addressing register
001 _H	ACC	R/W	xxxx	Accumulator and read table 1st data
002 _H	TB1	R/W	xxxx	Read table 2nd data
003 _H	TB2	R/W	xxxx	Read table 3rd data
004 _H	TB3	R/W	xxxx	Read table 4th data
005 _H	DPL	R/W	xxxx	Data pointer low nibble data
006 _H	DPM	R/W	xxxx	Data pointer middle nibble data
007 _H	DPH	R/W	xxxx	Data pointer high nibble data

§Peripheral Registers:

Address	Symbol	R/W	Default	Description
008 _H	PS	R/W	-000	CPU power saving control register
009 _H	PSP	R/W	---0	Peripheral power saving control register
00A _H	INTC	R/W	0000	Interrupt enable control register
00B _H	INTF	R/W	0000	Interrupt request flag register



TC7681

§Peripheral Registers:

00C _H	INTC1	R/W	0000	Extended interrupt enable control register
00D _H	INTF1	R/W	0000	Extended interrupt request flag register
00E _H	TPINTC	R/W	00--	Touch pad interrupt control register
00F _H	TPINTF	R/W	00--	Touch pad interrupt request flag register
010 _H	PAC	R/W	-111	Port A IO control register
011 _H	PA	R/W	-111	Port A output data register
012 _H	PBC	R/W	--11	Port B IO control register
013 _H	PB	R/W	--11	Port B output data register
014 _H	PCC	R/W	1111	Port C IO control register
015 _H	PC	R/W	1111	Port C output data register
016 _H	PDC	R/W	1111	Port D IO control register
017 _H	PD	R/W	1111	Port D output data register
200 _H	PAI	R	----	Port A pad data reading address register
201 _H	PBI	R	----	Port B pad data reading address register
202 _H	PCI	R	----	Port C pad data reading address register
203 _H	PDI	R	----	Port D pad data reading address register
20A _H	TBC	R/W	1111	Time base control register
20B _H	CPUFS	R/W	--00	CPU frequency division's register
20C _H	INTTS	R/W	0000	INT trigger type selector register
20D _H	SPCON0	R/W	000-	Special control 0 register
20E _H	SPCON1	R/W	0---	Special control 1 register
210 _H	TCPFS	R/W	-000	TCP clock source FS pre-scale register
211 _H	TCP1C	R/W	0000	TCP1 Timer/counter control register
212 _H	TCP1L	R/W	xxxx	TCP1 Timer/counter low nibble data register
213 _H	TCP1H	R/W	xxxx	TCP1 Timer/counter high nibble data register
214 _H	TCP2C	R/W	0000	TCP2 Timer/counter control register
215 _H	TCP2L	R/W	xxxx	TCP2 Timer/counter low nibble data register
216 _H	TCP2H	R/W	xxxx	TCP2 Timer/counter high nibble data register
219 _H	ADJSTAT	R	---1	Frequency adjustment status flag register
21A _H	TBLDRL	R	0000	Time base preload low nibble data register
21B _H	TBLDRH	R	1000	Time base preload high nibble data register
21C _H	LVRCON	R/W	---0	LVR control register



TC7681

§Peripheral Registers:

21F _H	ODATA	R/W	0000	Touch pad output data register
220 _H	PWMSTS0	R/W	0000	PWM start level selector register 0
221 _H	PWMSTS1	R/W	---0	PWM start level selector register 1
224 _H	PWMC0	R/W	0000	PWM control register 0
225 _H	PWMC1	R/W	---0	PWM control register 1
226 _H	PWM0L	R/W	xxxx	PWM0 duty low nibble data register
227 _H	PWM0H	R/W	xxxx	PWM0 duty high nibble data register
229 _H	PWM1L	R/W	xxxx	PWM1 duty low nibble data register
22A _H	PWM1H	R/W	xxxx	PWM1 duty high nibble data register
22C _H	PWM2L	R/W	xxxx	PWM2 duty low nibble data register
22D _H	PWM2H	R/W	xxxx	PWM2 duty high nibble data register
22F _H	PWM3L	R/W	xxxx	PWM3 duty low nibble data register
230 _H	PWM3H	R/W	xxxx	PWM3 duty high nibble data register
232 _H	PWM4L	R/W	xxxx	PWM4 duty low nibble data register
233 _H	PWM4H	R/W	xxxx	PWM4 duty high nibble data register
240 _H	MCKS	R/W	-111	Modulation clock selector register
241 _H	TPCON0	R/W	0000	Touch pad control 0 register
243 _H	TPCHS0	R/W	0000	Touch pad channel selector 0 register
244 _H	TPCHS1	R/W	0000	Touch pad channel selector 1 register
245 _H	TPCHS2	R/W	--00	Touch pad channel selector 2 register
248 _H	TPCTL	R/W	-000	Touch pad control register
249 _H	TPCT0	R/W	1111	Touch pad duty counter & latch data 0 register
24A _H	TPCT1	R/W	1111	Touch pad duty counter & latch data 1 register
24B _H	TPCT2	R/W	1111	Touch pad duty counter & latch data 2 register
24C _H	CIA	R/W	0000	Capacity load selector register
24E _H	TPNCT0	R/W	xxxx	Touch pad non debounce latch data 0 register
24F _H	TPNCT1	R/W	xxxx	Touch pad non debounce latch data 1 register
250 _H	TPNCT2	R/W	xxxx	Touch pad non debounce latch data 2 register



260 _H	IICCON0	R/W	---1	IIC control register 0
261 _H	IICCON1	R/W	0000	IIC control register 1
262 _H	IICSTS	R/W	0001	IIC status register
263 _H	IICDATL	R/W	xxxx	IIC data low nibble register
264 _H	IICDATH	R/W	xxxx	IIC data high nibble register
265 _H	IICRDATL0	R/W	0000	IIC fast read data low nibble register 0
266 _H	IICRDATH0	R/W	0000	IIC fast read data high nibble register 0
267 _H	IICRDATL1	R/W	0000	IIC fast read data low nibble register 1
268 _H	IICRDATH1	R/W	0000	IIC fast read data high nibble register 1
300 _H	RESETF	R/W	-000	Reset source flag register
301 _H	TBRB	W	----	Time base clear address register
302 _H	MRO	W	----	Mask option register enable address register
303 _H	CLRWDT	W	----	Clear WDT 2nd instruction address register
Note: a. Default means initial value after power on or reset. b. R is "read" only, W is "write" only, R/W is both of "read" and "write".				

§System Function Description:

S-1: System oscillator

The high speed oscillator is operated in built-in RC mode. It is fixed 8MHz (typical at VDD=5V). The system clock(OSCH) is system oscillator frequency divided by 2.

S-2: Peripheral oscillator

The low speed oscillator is built-in an internal RC oscillator that is for low power consumption consideration and fixed peripheral device timing control. The frequency range between 22KHz~42KHz (typical at VDD=5V). The peripheral clock(OSCL) is peripheral oscillator frequency.

S-3: CPU clock

The CPU clock comes from system/peripheral clock which is controlled by H/L bit in PS register. The high speed operation frequency comes from system clock divided by CPUFS register. The low speed operation frequency comes from peripheral clock.



TC7681

CPUFS[20BH]: CPU frequency division's register [R/W], power on value [00]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	--	--	CI1	CI0
Read/Write	--	--	R/W	R/W

CI1~CI0: The selector value of CPU division's register.

CI1~CI0	CPU frequency	OSCH=4MHz
00	OSCH/1	4MHz
01	OSCH/2	2MHz
10	OSCH/4	1MHz
11	OSCH/8	500KHz




Figure: System/Peripheral Oscillator and CPU Clock Sources



S-4: Power Saving Mode (**Stop mode and Sleep mode**)

The CPU enters stop or sleep mode is operated by writing CPU power saving control register (PS). During the power saving mode, CPU holds the internal status of the system. In stop mode, the oscillator clocks will be stopped and system need a warm-up time for the stability of system clock running after wake up.

S-5: MCU System Operation Mode

The MCU has 4 operating modes, including high-speed operation, low speed operation, sleep and stop modes. The MCU will go into **low speed** operation mode (**RC32K on and RC8M off**) automatically after power on or reset release. After wake up from sleep mode, the MCU will resume the last operation mode.




Figure: System Operation State Diagram



Power saving mode condition and release

Modes	Stop Mode	Sleep Mode
High speed oscillator	Stopped	Stopped as H/L=0
		Keep operating as H/L=1
Low speed oscillator	Stopped	Keep operating
CPU clock	Stopped	Stopped
CPU internal status	Stop and retain the status	
Memory, Flag, Register, IO	Retain the status	
Program counter	Hold the next executed address	
Peripherals: Time bases, Timers, Interrupts	Stopped and retain	Keep operating
Watch dog timer	Disable and cleared	
Release condition	Reset, External INT sources, Input wake-up	Reset, Internal and external INT sources, Input wake-up



S-6: Watch Dog Timer (WDT)

The clock of watch dog timer comes from time base 1st overflow output (TB1OV). User can use the time up signal to prevent a software malfunction or abnormal sequence from jumping to an unknown memory location causing a system fatal failure. Normally, if the watch dog timer time up signal active that will reset the chip. At the same time, program and hardware can be initialized and resume system under normal operation. The chip also provides 2 steps clear watch dog command as the programmer writes INTF with F_H data first that will enable the WDT clear, and then writes CLRWDT register after. Completely finishes the two write steps will clear the watch dog timer. User should well arrange the two command steps for avoiding the dead lock loop.

Watch dog timer will be clear when reset, CPU enter sleep mode or stop mode.

User should keep in minds that always clear the WDT at main program and never clear the WDT in the interrupt routine.

The maximum period of WDT = (TB1OV cycle time) * 8




Figure: Watch Dog Timer control circuit



S-7: Low Voltage Reset (LVR)

The low voltage reset (LVR) forces the MCU in reset state during power failure, especially as MCU working in AC power application, preventing from abnormal state is the key issue. This function can not be turn off. The detected voltage locates small than 2.0V or 2.7V is selected by LVRCON register. The voltage in the table would have a little tolerance in different lot of chip and environment.

LVRCON[21CH]: LVR control register [R/W] , default value [0]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name				LVRVS
Read/write				R/W

LVRVS: Low voltage reset voltage selector. (0: 2.0V; 1: 2.7V)

S-8: Reset

The chip has five kinds of reset sources: POR (power on reset), External reset, Watch dog timer overflow reset, LVR (low voltage reset) and Burn out reset. The reset feature can be divided into 2 kind groups that one is system reset and the other is CPU reset. The system reset will initialize the CPU and peripheral device with default state. The CPU reset only initializes the CPU state and keeps the peripheral state no change.

.POR (power on reset)

The chip provides automatically system reset function when the power is turned on. The VDD should be below 0.5V and its rising slope (from 0.1VDD up to 0.9VDD) needs less than 10ms.

.External reset (RSTB)

This is one kind of system reset signal, but only forced externally. When the chip acknowledged the low level from the pin RSTB exceed 1 us, it will generate system reset signal to reset CPU and all the peripheral back to their initial state (default values).



.Watch dog timer overflow reset

The system reset signal will generate automatically when the watch dog timer runs overflow. If watch dog timer is cleared regularly by users' program, no watch dog timer reset will occur. Unless the MCU is forced into abnormal state, the software controlled procedure is disrupted and causing watch dog timer overflow, then it will generate a system reset signal to initializes the chip returning to normal operation.

.Low voltage reset (LVR)

The LVR function is used to monitor the supply voltage of MCU, it will generate a system reset signal (with 8 OSCL de-bounce time) to reset the microcontroller as the VDD power falls below the default setting level VLVR.

.Burn out reset (Program sequence abnormal)

As CPU out of program area, the CPU can detect the abnormal condition and generate a system reset signal.

RESETF[300H]: Reset source flag register [R/W], power on value [000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name		BOF	LVRF	WDTF
Read/Write		R/W	R/W	R/W

WDTF: Watch dog timer overflow reset flag. (0: no active; 1: active)

LVRF: Low voltage reset flag. (0: no active; 1: active)

BOF: Burn out reset flag. (0: no active; 1: active)

Note: The RESETF is only cleared by power on reset & RSTB..

S-9. Power Saving Control Register

PS[008H]: Power saving control register [R/W] , default value [-000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	H/L	SLEEP	STOP
Read/write	-	R/W	R/W	R/W



STOP: Into stop mode. (0: disable; 1: enable)

SLEEP: Into sleep mode. (0: disable; 1: enable)

H/L: CPU clock selector. (1: System clock; 0: Peripheral clock)

When H/L=0, system clock oscillator is stopped.

When STOP bit is set to 1, system and peripheral clock oscillator are stopped. When H/L bit is set to 1, system clock oscillator is stopped. The SLEEP bit and STOP bit will be cleared to 0 automatically when the release conditions occur from reset, interrupt or input wake up.

S-10. Special control register

SPCON0 [20DH]: Special control 0 register [R/W] , default value [000-]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	CDSC2	CDSC1	CDSC0	-
Read/write	R/W	R/W	R/W	-

CDSC: Charge and discharge sequence control for touch sensor function

CDSC2 ~ CDSC0	Sequence change clock
000	OFF
001	2
010	4
011	6
100	8
101	12
110	16
111	Reserve

SPCON1 [20EH]: Special control 1 register [R/W] , default value [0---]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	INTDTS	-	-	-
Read/write	R/W	-	-	-

INTDTS: INT0 Interrupt input detector selection (0: Schmitt;

1: comparator)

Compare reference voltage use band gap voltage



.S-11. OST time

The system/peripheral oscillator generates the system control timing for CPU core or peripheral devices with fixed control phase, so the waveform of oscillator becomes sensitive to noise, abnormal duty especially fatal for CPU. Any switching of clock source needs oscillation stable time (OST) to make sure the oscillation is stable and synchronized with CPU timing phase. The relative OST for different oscillator with reference value as below table:

OST	System clock(OSCH)	Peripheral clock(OSCL)
High speed STOP wakeup	-	8
Low speed STOP wakeup	-	8
High speed SLEEP wakeup	8	-
Low speed SLEEP wakeup	-	8
Low speed to High speed	-	8

S-12. Interrupts

The CPU provides only 1 interrupt vector (001H) and no priority, but can expand to multi-sources. Interrupt source includes external interrupts (INTxINT), timer/counter interrupts (TCPxINT), time base interrupt (TBxINT) or other peripheral device interrupt request (PERxINT). The interrupt control registers (INTC or INTC1) contain the interrupt control bits to enable and disable corresponding interrupt request and the corresponding interrupt request flags in the (INTF or INTF1) registers. Before finishing the interrupt service routine, another interrupt request will keep waiting until program return from interrupt routine.

If the interrupt request needs service, the programmer may set the corresponding interrupt enable bit to allow interrupt active. External interrupts can select trigger type by setting INTTS register, and set the related interrupt request flag (INTxF). The internal timer/counter interrupt is setting the TCPxF to 1, resulting from the timer/counter overflow. The time base interrupt was provided 2 periodic interrupt request cycles for user operating a periodic routine.

When the corresponding interrupt enable and flag bit is set to 1, the CPU will active the interrupt service routine. Then CPU reads the service flag and check the request priority then proceeds with the relative interrupt service. After CPU writes the corresponding bit to 0 in the INTFx register, the service flag will be cleared to 0(using



TC7681

STX #n,\$m instruction). The INTF and INTF1 registers' bit can only write "0" to clear the flag. User writes "1" to flag bit with no effect.

INT0 input type can select Schmitt or comparator by SPCON1 register, if comparator select then the comparator reference voltage is the band gap voltage(1.0+/-3%), it will consumption more current than Schmitt because band gap turn on. It can be used to detect VDD voltage for battery low and so on.

· INTTS[20CH]: Interrupt trigger type selector register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	INT1S1	INT1S0	INT0S1	INT0S0
Read/Write	R/W	R/W	R/W	R/W

INT0S1~INT0S0: Interrupt 0 (INT0) trigger type selector.

00: Low level trigger.

01: Falling edge trigger.

10: Rising edge trigger.

11: Dual edge trigger.

INT1S1~INT1S0: Interrupt 1 (INT1) trigger type selector.

00: Low level trigger.

01: Falling edge trigger.

10: Rising edge trigger.

11: Dual edge trigger.

·INTC[00AH]: Interrupt control register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TB2IE	TCP2IE	TCP1IE	TB1IE
Read/Write	R/W	R/W	R/W	R/W

TB1IE: Enable time base 1st interrupt. (0: disable; 1: enable)

TCP1IE: Enable interrupt of TCP1 timer/counter. (0: disable; 1: enable)

TCP2IE: Enable interrupt of TCP2 timer/counter. (0: disable; 1: enable)

TB2IE: Enable time base 2nd interrupt. (0: disable; 1: enable)

· INTF[00BH]: Interrupt request flag register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TB2F	TCP2F	TCP1F	TB1F
Read/Write	R/W	R/W	R/W	R/W



TB1F: Time base 1st interrupt request flag. (0: inactive; 1: active)
TCP1F: TCP1 Timer/counter interrupt request flag. (0: inactive; 1: active)
TCP2F: TCP2 Timer/counter interrupt request flag. (0: inactive; 1: active)
TB2F: Time base 2nd interrupt request flag. (0: inactive; 1: active)

INTC1[00CH]: Extended interrupt control register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	STIE	IICIE	INT1IE	INT0IE
Read/Write	R/W	R/W	R/W	R/W

TB1F: Time base 1st interrupt request flag. (0: inactive; 1: active)
TCP1F: TCP1 Timer/counter interrupt request flag. (0: inactive; 1: active)
TCP2F: TCP2 Timer/counter interrupt request flag. (0: inactive; 1: active)
TB2F: Time base 2nd interrupt request flag. (0: inactive; 1: active)

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TB2IE	TCP2IE	TCP1IE	TB1IE
Read/Write	R/W	R/W	R/W	R/W

INT0IE: Enable INT0 external interrupt. (0: disable; 1: enable)
INT1IE: Enable INT1 external interrupt. (0: disable; 1: enable)
IICIE: Enable IIC interrupt. (0: disable; 1: enable)
STIE: Enable IIC start signal interrupt. (0: disable; 1: enable)

TPINTC[00EH]: Touch pad interrupt control register [R/W], default value [00--]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCTIE	TPCMPIE	-	-
Read/Write	R/W	R/W	-	-

TPCMPIE: Capacitor overcharge interrupt enable. (0: disable; 1: enable)
TPCTIE: Duty counter overflow interrupt enable. (0: disable; 1: enable)

TPINTF[00FH]: Touch pad interrupt request flag register [R/W], default value [00--]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCTF	TPCMPF	-	-
Read/Write	R/W	R/W	-	-

TPCMPF: Capacitor overcharge flag. (0: inactive; 1: active)
TPCTF: Duty counter overflow flag. (0: inactive; 1: active)



§ Peripheral function description:

P-1: Timer/Counter clock pre-scale

The System clock is the most high frequency divided by 2 of MCU. For various peripherals, application needs different clock source divided from system clock. TCPFS register is a selector for choosing suitable frequency (FS).

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	FS2	FS1	FS0
Read/Write	-	R/W	R/W	R/W


FS2~FS0: The selector of TCPFS.

FS2~FS0	FS	FS2~FS0	FS
000	OSCH/1	100	OSCH/16
001	OSCH/2	101	OSCH/32
010	OSCH/4	110	OSCH/64
011	OSCH/8	111	OSCH/128

OSCH: $RC8M/2=4MHz$.

P-2: Time base

The time base has 2 interrupt sources and both of them come from the peripheral internal RC oscillator. The time base 1st overflow output (TB1OV) can cause interrupt and the period is selected by TB1S2~TB1S0 in TBC register. The time base 2nd overflow output (TB2OV) also offers two sample frequency options by TB2S bit in the TBC register.





TBC[20AH]: Time base control register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TB2S	TB1S2	TB1S1	TB1S0
Read/Write	R/W	R/W	R/W	R/W

TB1S2~TB1S0: Time base 1st overflow frequency selector.

TB2S: Time base 2nd overflow frequency selector.

Note: Every time writing the TBRB will clear the time base.

TB1S2~TB1S0	TB1OV	TBCK=32KHz
000	TBCK/256	128HZ
001	TBCK/512	64HZ
010	TBCK/1024	32HZ
011	TBCK/2048	16HZ
100	TBCK/4096	8HZ
101	TBCK/8192	4HZ
110	TBCK/16384	2HZ
111	TBCK/32768	1HZ

TB2S	TB2OV	TBCK=32KHz
0	TBCK/1024	32Hz
1	TBCK/2048	16Hz

P-2-1: Adjustment time base

ADJSTAT[219H]: Frequency adjustment status flag register [R], default value [---1]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	-	TBADJF
Read/Write	-	-	-	R

TBADJF: Time base adjustment status flag. (0: busy; 1: idle)



TBLDRL[21AH]: Time base preload low nibble data register [R],
default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TBLDR3	TBLDR2	TBLDR1	TBLDR0
Read/Write	R	R	R	R

TBLDR3~TBLDR0: Time base preload low nibble data.

TBLDRH[21BH]: Time base preload high nibble data register [R],
default value [1000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TBLDR7	TBLDR6	TBLDR5	TBLDR4
Read/Write	R	R	R	R


TBLDR7~TBLDR4: Time base preload high nibble data.



TC7681

User can adjustment the time base for accurate 256Hz by modify 1st 8-bit counter preload value, the time base preload counter initial value is 80H in power on, the adjustment procedure will modify the preload counter value to approach 256Hz, there is using TCP1 and TCP2 cascaded to form a 16-bit timer/counter, chooses clock source FS and set TCPFS=0H for TCP1, then load 3D09H(4MHz/15625=256Hz) to the 16-bit counter and write 1H to ADJSTAT register to start adjustment, then check TBADJF flag. The adjustment procedure is finished when TBADJF=1.

The adjustment procedure flow chart as follow:





P-3: 8-bit Timer/Counter for TCP1

One 8-bit timer/counters (TCP1) with 4 kind clock sources and preload data buffer can implement as a timer or counter feature. The clock source of TCP1 is selected by TCP1S1~TCP1S0 of the TCP1 control register (TCP1C). TCP1OV is the timer or counter overflow signal and the rising edge will set the relative interrupt flag.

TCP1C[211H]: TCP1 Timer/counter control register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP1LD	TCP1S1	TCP1S0	TCP1EN
Read/Write	R/W	R/W	R/W	R/W

TCP1EN: TCP1 counting enabled. (0: disable; 1: enable)

TCP1LD: TCP1 auto-reload enabled. (0: disable; 1: enable)

TCP1S1~TCP1S0: TCP1 clock source selector.

TCP1S1~TCP1S0	TCP1 clock source
00	FS
01	RC8M
10	TBCK
11	TB1OV

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP1_3/TCP1D3	TCP1_2/TCP1D2	TCP1_1/TCP1D1	TCP1_0/TCP1D0
Read/Write	R/W	R/W	R/W	R/W

TCP1_3~TCP1_0: Reading TCP1 counter low nibble data.

TCP1D3~TCP1D0: Writing TCP1D low nibble of data buffer.



TCP1H[213H]: TCP1 high nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP1_7/TCP1D7	TCP1_6/TCP1D6	TCP1_5/TCP1D5	TCP1_4/TCP1D4
Read/Write	R/W	R/W	R/W	R/W

TCP1_7~TCP1_4: Reading TCP1 counter high nibble data.

TCP1D7~TCP1D4: Writing TCP1D high nibble of data buffer.

TCP1D: Like a 8-bit TCP1 data register [R/W], default value [xxH]

TCP1D	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP1D7	TCP1D6	TCP1D5	TCP1D4	TCP1D3	TCP1D2	TCP1D1	TCP1D0

The special R/W function for TCP1 has different target, AS writing TCP1H/L registers that are updating preload data of the TCP1D. As read TCP1H/L registers that are the brand new TCP1 counter value.

P-4: 8-bit Timer/Counter/PWM for TCP2

One 8-bit timer/counters (TCP2) with 4 kind clock sources and preload data buffer can implement as a timer or counter feature. The clock source of TCP2 is selected by TCP2S1~TCP2S0 of TCP2 control register (TCP2C). TCP2OV is the timer or counter overflow signal and the rising edge will set the relative interrupt flag.

TCP2C[214H]: TCP2 Timer/counter/PWM control register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP2LD	TCP2S1	TCP2S0	TCP2EN
Read/Write	R/W	R/W	R/W	R/W

TCP2EN: TCP2 counting enabled. (0: disable; 1: enable)

TCP2LD: TCP2 auto-reload enabled. (0: disable; 1: enable)

TCP2S1~TCP2S0: TCP2 clock source selector.

TCP2S1~TCP2S0	TCP2 clock source
00	FS
01	RC8M
10	TBCK
11	TCP1OV



TCP2L[215H]: TCP2 low nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP2_3/TCP2D3	TCP2_2/TCP2D2	TCP2_1/TCP2D1	TCP2_0/TCP2D0
Read/Write	R/W	R/W	R/W	R/W

TCP2_3~TCP2_0: Reading TCP2 counter low nibble data.

TCP2D3~TCP2D0: Writing TCP2D low nibble of data buffer.

TCP2H[216H]: TCP2 low high data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP2_7/TCP2D7	TCP2_6/TCP2D6	TCP2_5/TCP2D5	TCP2_4/TCP2D4
Read/Write	R/W	R/W	R/W	R/W

TCP2_7~TCP2_4: Reading TCP2 counter high nibble data.

TCP2D7~TCP2D4: Writing TCP2D high nibble of data buffer.

TCP2D: Like a 8-bit TCP2 data register [R/W], default value [xxH]

TCP2D	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Bit Name	TCP2D7	TCP2D6	TCP2D5	TCP2D4	TCP2D3	TCP2D2	TCP2D1	TCP2D0

The special R/W function for TCP2 has different Target, AS writing TCP2H/L registers that are updating preload data of the TCP2D. As read TCP2H/L registers that are the brand new TCP2 counter value.



.Timer

When TCPx works as a timer, user needs give the preload data TCPxD for periodic interrupt. After initial setting, user starts the TCPx counting by setting.

When 8-bit timer/counter:

$T_c = (\text{selected clock cycle}) * (256)$ if TCPxD=00H

$T_c = (\text{selected clock cycle}) * (TCPxD)$ otherwise

When 16-bit timer/counter:

$T_c = (\text{selected clock cycle}) * (65536)$ if TCP1D=00H and TCP2D=00H

$T_c = (\text{selected clock cycle}) * (TCP2D*256+TCP1D)$ otherwise

When user writes data to the TCPxH/L, the data just keep in TCPxH/L latch. During the TCPxEN=1 command executed, the TCPxH/L latch's complement value will load into counter TCPxH/L as initial value and start the timer function. Necessary TCPxLD=1, timer run with reload feature as TCPx up counts and reaches the value of FFH for TCPx. At the same time, interrupt request flag TCPxF will set activated, if software enables the corresponding interrupt enable bit, interrupt hardware will cause MCU interrupt service routine.

.Counter

Counter feature is implemented only by TCPxLD=0, the TCPxD can be zero or not that depends on software needs. User starts and stops the counter by changing the TCPxEN bit value. On the save side, reading the counter value after stopping the count by disable TCPxEN=0, if reading the counter value during value changing that means clock in happening at the same time. The reading of counter value may disrupt for transient state. If counter is not enough for counting, user can enable the interrupt and using the data RAM as software counter for extending the counter stage.



TC7681




Figure: 8-bit Timer/Counter (TCP1)




Figure: 8-bit Timer/Counter/PWM (TCP2)

TCP1S1~TCP1S0	TCP1 clock source
00	FS
01	RC8M
10	TBCK
11	TB1OV



TCP2S1~TCP2S0	TCP2 clock source
00	FS
01	RC8M
10	TBCK
11	TCP1OV

	PWM Output
TCP2	PWM0,1,2,3,4

P-5: 16-bit Timer/Counter (TCP1 and TCP2 cascade)

Two sets TCP can be cascaded to form a 16-bit timer/counter when TCP2 chooses TCP1OV as clock source (TCP2S1=1 and TCP2S0=1). In the 16-bit timer application, user should use TCP1EN to control the starting or stopping counting of 16-bit timer/counter, data load is controlled by writing TCP1EN=1. The rising TCP2OV will reload the contents in the preload register into timer/counter if TCP2LD=1. The interrupt feature is different, in this case, the TCP1 interrupt will be inhibit when TCP1OV occur, the TCP2 interrupt is normally.




Figure: 16-bit Timer/Counter (TCP1 and TCP2 cascade)



.PWM

The PWM period generated from TCP2. When PWMxEN enable, and PWMOUT pin (PA0, PA1, PA2, PC0, PC1 must be output mode) change to output mode, PWMx signal will output to PWMOUT pin. If TCP2 is running, set PWMxEN=1 will not execute until TCP2OV occur.

The duty of PWMx value is store in PWMxL and PWMxH, user write PWMxH first, last write PWMxL. When write the PWMxL, the duty value will be load to PWMxD at the same time. PWM's duty value cannot bigger than TCP2 preload data. If not, PWMOUT is an unexpected signal.

User can select PWMOUT pin start with 1 or start with 0 by PWMSTS register. When TCP2 enable, timer/counter start counting. If timer/counter value equal to PWMx duty's complement value, PWMOUT will change state. The PWMOUT back to start state, When TCP2 is overflow.

User does not use PWM in 16-bit timer/counter mode. If not, PWMOUT is an unexpected signal.

User does not use TCP2D=00H. If not, PWMOUT is an unexpected signal.

PWMSTS0[220H]: PWM start level selector register 0 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM3S	PWM2S	PWM1S	PWM0S
Read/Write	R/W	R/W	R/W	R/W

PWM0S: PWM0 Start level selector. (0: Start 0; 1: Start 1)

PWM1S: PWM1 Start level selector. (0: Start 0; 1: Start 1)

PWM2S: PWM2 Start level selector. (0: Start 0; 1: Start 1)

PWM3S: PWM3 Start level selector. (0: Start 0; 1: Start 1)

PWMSTS1[221H]: PWM start level selector register 1 [R/W], default value [---0]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	-	PWM4S
Read/Write	-	-	-	R/W

PWM4S: PWM4 Start level selector. (0: Start 0; 1: Start 1)



PWMC0[224H]: PWM control register 0 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM3EN	PWM2EN	PWM1EN	PWM0EN
Read/Write	R/W	R/W	R/W	R/W

PWM0EN: PWM0 output enabled. (0: disable; 1: enable)

PWM1EN: PWM1 output enabled. (0: disable; 1: enable)

PWM2EN: PWM2 output enabled. (0: disable; 1: enable)

PWM3EN: PWM3 output enabled. (0: disable; 1: enable)

PWMC1[225H]: PWM control register 1 [R/W], default value [---0]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	-	PWM4EN
Read/Write	-	-	-	R/W

PWM4EN: PWM4 output enabled. (0: disable; 1: enable)

PWM0L[226H]: PWM0 duty low nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM0D3	PWM0D2	PWM0D1	PWM0D0
Read/Write	R/W	R/W	R/W	R/W

PWM0D3~PWM0D0: PWM0 duty low nibble data.

PWM0H[227H]: PWM0 duty high nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM0D7	PWM0D6	PWM0D5	PWM0D4
Read/Write	R/W	R/W	R/W	R/W

PWM0D7~PWM0D4: PWM0 duty high nibble data.

PWM1L[229H]: PWM1 duty low nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM1D3	PWM1D2	PWM1D1	PWM1D0
Read/Write	R/W	R/W	R/W	R/W

PWM1D3~PWM1D0: PWM1 duty low nibble data.



PWM1H[22AH]: PWM1 duty high nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM1D7	PWM1D6	PWM1D5	PWM1D4
Read/Write	R/W	R/W	R/W	R/W

PWM1D7~PWM1D4: PWM1 duty high nibble data.

PWM2L[22CH]: PWM2 duty low nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM2D3	PWM2D2	PWM2D1	PWM2D0
Read/Write	R/W	R/W	R/W	R/W

PWM2D3~PWM2D0: PWM2 duty low nibble data.

PWM2H[22DH]: PWM2 duty high nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM2D7	PWM2D6	PWM2D5	PWM2D4
Read/Write	R/W	R/W	R/W	R/W

PWM2D7~PWM2D4: PWM2 duty high nibble data.

PWM3L[22FH]: PWM3 duty low nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM3D3	PWM3D2	PWM3D1	PWM3D0
Read/Write	R/W	R/W	R/W	R/W

PWM3D3~PWM3D0: PWM3 duty low nibble data.

PWM3H[230H]: PWM3 duty high nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM3D7	PWM3D6	PWM3D5	PWM3D4
Read/Write	R/W	R/W	R/W	R/W

PWM3D7~PWM3D4: PWM3 duty high nibble data.

PWM4L[232H]: PWM4 duty low nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM4D3	PWM4D2	PWM4D1	PWM4D0
Read/Write	R/W	R/W	R/W	R/W

PWM4D3~PWM4D0: PWM4 duty low nibble data.



TC7681

PWM4H[233H]: PWM4 duty high nibble data register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	PWM4D7	PWM4D6	PWM4D5	PWM4D4
Read/Write	R/W	R/W	R/W	R/W

PWM4D7~PWM4D4: PWM4 duty high nibble data.



TC7681




Figure: PWM (TCP2)


PWMxD	PWMx duty	Note
0	$(0 * \text{clock cycle}) / \text{TCP2 timer's period}$	All off
1	$(1 * \text{clock cycle}) / \text{TCP2 timer's period}$	-
2	$(2 * \text{clock cycle}) / \text{TCP2 timer's period}$	-
.....		-
n	$((n) * \text{clock cycle}) / \text{TCP2 timer's period}$	-
.....		-
TCP2D	$((\text{TCP2D}) * \text{clock cycle}) / \text{TCP2 timer's period}$	All on

Note: 1. PWMxD cannot bigger than TCP2D.
2. TCP2 timer's period = (TCP2D) * clock cycle.
3. PWMx can start 0 or start 1 by PWMSTS register.

Table: PWMx duty




TC7681



When PWMxS=0, PWMx start 0

Figure: PWMx output start 0 when PWMxS=0



When PWMxS=1, PWMx start 1

Figure: PWMx output start 1 when PWMxS=1



P-6: IIC Module

IIC is a 2-wire, bi-directional serial bus, which provides a simple, efficient way for data exchange between devices. This two-wire bus minimizes the interconnection between devices and eliminates the need for address decoders.

IIC CONTROL

Every IIC device must have independent slave address. User can use IICCON1<3:1> (ADR<2:0>) to select one independent slave address, the map address reference follow table.

MODE	ADR2	ADR1	ADR0	IIC device address 7-bit
Normal mode	0	0	0	101 0000 (50H)
	0	0	1	101 0001 (51H)
	0	1	0	101 0010 (52H)
	0	1	1	101 0011 (53H)
	1	0	0	101 0100 (54H)
	1	0	1	101 0101 (55H)
	1	1	0	101 0110 (56H)
	1	1	1	101 0111 (57H)
MODE	ADR2	ADR1	ADR0	IIC device address 8-bit
Fast read mode	0	0	0	1010 0001 (A1H)
	0	0	1	1010 0011 (A3H)
	0	1	0	1010 0101 (A5H)
	0	1	1	1010 0111 (A7H)
	1	0	0	1010 1001 (A9H)
	1	0	1	1010 1011 (ABH)
	1	1	0	1010 1101 (ADH)
	1	1	1	1010 1111 (AFH)

Table: IIC address mapping table



TC7681

Set IICCON1<0> (IICEN) can enable all IIC block, IICCON0<0> (IICMOD) can select IIC operation in normal mode or fast read mode. The first byte of data transfer immediately following the START signal is the slave address transmitted by the master. This is a seven bit long calling address followed by a R/W bit in Normal mode. Fast read mode only have transmit mode, so R/W bit must be 1.

When START signal is detected, IICSTS<2> (MBB) is set. When STOP signal is detected, MBB is cleared. IICSTS<3> (MAASF) is set, when IIC device match the calling address. When MAASF is set, and INTF1<2> (IICF) is also set. An interrupt is generated if the INTC1<2> (IICIE) be set. User can check IICSTS<1> (SRWB) to know IIC device operate in transmit or receive mode. When IICF is set, an interrupt is generated to the CPU.

IICF is set when one of the following event occurs:

1. IIC device address match in normal mode.
2. Completion of one byte of data transfer. It is set at the falling edge of the 9th clock in normal mode.
3. Completion of IICRDAT(L/H)0 data transfer and IICRDAT(L/H)1 load on IICDAT(L/H) in fast read mode.

When IIC device operate in transmit mode, master's acknowledge store in IICSTS<0> (TXACK). If detect acknowledge, this bit set, if not, this bit clear.

IICDAT(L/H) only use in normal mode. In transmit mode, data written into the register to send to the bus automatically, with the most significant bit out first. In receive mode, reading of this register initiates receiving of the next byte data. IICRDAT(L/H)0 and IICRDAT(L/H)1 only use in fast mode. IIC device transmit IICRDAT(L/H)0 first, completion of transfer, IICRDAT(L/H)1 continue transmit to bus automatically.

Whenever IICRDAT(L/H)0 transfer is complete, IICRDAT(L/H)1 will automatically load transfer buffer, and generates an interrupt flag notify updatable. If the data transfer will be more than two bytes, you can create a data counter, interrupt flag is generated every time, data will be placed in IICRDAT(L/H)0 and IICRDAT(L/H)1 by order by software, however, if the master halfway want to re-read the beginning of the data, when the data counter is not starting from scratch, data can not be read correctly, this situation can be set STIE be 1, when receiving the START signal from IIC BUS, an interrupt is generated, by receiving this start signal, the data counter is reset by the software, so you can re-read the data correctly. STIF can only be activated in fast read mode.

INTC1[00CH]: Extended interrupt control register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	STIE	IICIE	INT1IE	INT0IE
Read/Write	R/W	R/W	R/W	R/W

INT0IE: enable INT0 external interrupt. (0: disable; 1: enable)

INT1IE: enable INT1 external interrupt. (0: disable; 1: enable)

IICIE: enable IIC interrupt. (0: disable; 1: enable)

STIE: enable IIC start signal interrupt. (0: disable; 1: enable)



INTF1[00DH]: Extended interrupt request flag register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	STIF	IICF	INT1F	INT0F
Read/Write	R/W	R/W	R/W	R/W

INT0F: INT0 external interrupt request flag. (0: inactive; 1: active)

INT1F: INT1 external interrupt request flag. (0: inactive; 1: active)

IICF: IIC interrupt request flag. (0: inactive; 1: active)

STIF: IIC start signal interrupt request flag. (0: inactive; 1: active)

IICCON0[260H]: IIC control register 0 [R/W], default value [---1]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	-	IICMOD
Read/Write	-	-	-	R/W

IICMOD: IIC Operation mode. (0: normal; 1: fast read)

IICCON1[261H]: IIC control register 1 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	ADR2	ADR1	ADR0	IICEN
Read/Write	R/W	R/W	R/W	R/W

IICEN: IIC function enable. (0: disable; 1: enable)

ADR2~ADR0: IIC slave address.

IICSTS[262H]: IIC status register [R/W], default value [0001]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	MAASF	MBB	SRWB	TXACK
Read/Write	R/W	R	R	R

TXACK: receive master acknowledge. (0: master don't send acknowledge;
1: master send acknowledge)



SRWB: IIC slave read or write select. (0: write data to slave; 1: read data from slave)

MBB: IIC bus busy flag. (0: IIC bus idle; 1: IIC bus busy)

MAASF: IIC slave address match flag. (0: not match; 1: match(must clear by software))

IICDATL[263H]: IIC data low nibble register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	DAT3	DAT2	DAT1	DAT0
Read/Write	R/W	R/W	R/W	R/W

DAT3~DAT0: IIC low nibble data.

IICDATH[264H]: IIC data high nibble register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	DAT7	DAT6	DAT5	DAT4
Read/Write	R/W	R/W	R/W	R/W

DAT7~DAT4: IIC high nibble data.

IICRDATL0[265H]: IIC fast read data low nibble register 0 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	RDAT03	RDAT02	RDAT01	RDAT00
Read/Write	R/W	R/W	R/W	R/W

RDAT03~RDAT00: IIC fast read low nibble data 0.

IICRDATH0[266H]: IIC fast read data high nibble register 0 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	RDAT07	RDAT06	RDAT05	RDAT04
Read/Write	R/W	R/W	R/W	R/W

RDAT07~RDAT04: IIC fast read high nibble data 0.



IICRDATL1[267H]: IIC fast read data low nibble register 1 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	RDAT13	RDAT12	RDAT11	RDAT10
Read/Write	R/W	R/W	R/W	R/W

RDAT13~RDAT10: IIC fast read low nibble data 1.

IICRDATH1[268H]: IIC fast read data high nibble register 1 [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	RDAT17	RDAT16	RDAT15	RDAT14
Read/Write	R/W	R/W	R/W	R/W


RDAT17~RDAT14: IIC fast read high nibble data 1.

.IIC operation

IIC support normal mode and fast read mode. Normal mode is compatible to standard IIC bus. Fast read mode is support fast read data, for reduce CPU wait time.

In normal mode, IIC device address match and completion of one byte of data transfer, interrupt will occur. It is set at the falling edge of the 9th clock in normal mode. if master read last data, master does not send acknowledge to IIC device, it can let IIC device know don't need to send data, and do dummy write for release data bus to avoid bus error.


When an interrupt occurs, MCU must first determine the current mode will be receive or transmit, and then determine whether the command mode by MAASF flag. Due to the process by software, so before entering the interrupt will pull low the SCL, to notify the Master waits. In receive mode when reading IICDATL and the transfer mode when writing IICDATL, the SCL pull low will be release. The timing as follow:





1) Normal mode

Follow show a flowchart of IIC device program state machine in normal mode.






Fast read mode


Master read data fast in fast read mode, to reduce CPU process time. Follow shows a flowchart of IIC device program state machine in fast read mode. When master read the first data, IIC device automatically load next data to the sent buffer and generates an interrupt allows users to update new IICRDAT(L/H)0 and IICRDAT(L/H)1 data.

1.For two byte data:





2. For more than two byte data:





IO Pad Cell Structure and Function Description

.. IO port with touch pad input

The input/output port has the IO control register for switching input or output mode and data register stores the output data in output mode. If IO control register=1 and output data=1, the IO port is programmed as input with pull-up resistor and also activates the wake-up function. User intends to read the port data with differed read instruction. The read P_xI is reading data comes from IO pad data. The data register reading result will have the same value with output register data. Software can performs a configuration (output data register=0, changing the IO control register to 0 or 1) for open drain type that specifies suitable for key scan application. An additional feature supports the touch pad input.

Extern input	IO control data	Output data	Pull-up R	Wake-up feature
Disable	0	X	No	No
Disable	1	0	No	No
Disable	1	1	Enable	Enable
Enable and touch pad scan	X	X	No	No

X: don't care the value.

IO control data	IO pad
0	Output register data
1	IO pad input data

Read <u>P_xI</u>	Read input data
1	IO pad data



TC7681




Figure IO-A: Standard IO port with touch pad input



.. IO port with internal PWM output

IO control data	Output data	Pull-up R	Wake-up feature
0	X	No	No
1	0	No	No
1	1	Enable	Enable

X: don't care the value.


IO control data	Internal output	IO pad
0	Enable	Output internal data
0	Disable	Output register data
1	X	IO pad input data

X: don't care the value.

Read <u>PxI</u>	Read input data
1	IO pad data



TC7681





.. IO port with internal PWM output and external interrupt trigger input

The standard input/output port has the IO control register for switching input or output mode and data register stores the output data in output mode. If IO control data=1 and output data=1, the IO port is programmed as input with pull-up resistor and also activates the wake-up function. User intends to read the port data with differed read instruction. The read P_{xi} is reading data comes from IO pad data. The data register reading result will have the same value with output register data. If enable internal output, the IO port must set as output (IO control data=0). An additional feature supports the internal PWM output and external interrupt trigger input.

IO control data	Output data	Pull-up R	Wake-up feature	External input
0	X	No	No	No
1	0	No	No	Enable
1	1	Enable	Enable	Enable

X: don't care the value

IO control data	Internal output	IO pad
0	Enable	Output internal data
0	Disable	Output register data
1	X	IO pad input data

X: don't care the value.

Read P _{xi}	Read input data
1	IO pad data



TC7681




Figure IO-C: Standard IO port with internal PWM output and external interrupt trigger input



.. IO port with internal PWM output and external interrupt trigger input

The standard input/output port has the IO control register for switching input or output mode and data register stores the output data in output mode. If IO control data=1 and output data=1, the IO port is programmed as input with pull-up resistor and also activates the wake-up function. User intends to read the port data with differed read instruction. The read P_xI is reading data comes from IO pad data. The data register reading result will have the same value with output register data. If enable internal output, the IO port must set as output (IO control data=0). An additional feature supports the internal PWM output and external interrupt trigger input.

IO control data	Output data	Pull-up R	Wake-up feature	External input
0	X	No	No	No
1	0	No	No	Enable
1	1	Enable	Enable	Enable

X: don't care the value

IO control data	Internal output	IO pad
0	Enable	Output internal data
0	Disable	Output register data
1	X	IO pad input data

X: don't care the value

Read <u>P_xI</u>	Read input data
1	IO pad data



TC7681




Figure IO-D: Standard IO port with internal PWM output and external interrupt trigger input



.. IO port with internal PWM output and external interrupt trigger input and IIC

The standard input/output port has the IO control register for switching input or output mode and data register stores the output data in output mode. If IO control data=1 and output data=1, the IO port is programmed as input with pull-up resistor and also activates the wake-up function. User intends to read the port data with differed read instruction. The read P_{xi} is reading data comes from IO pad data. The data register reading result will have the same value with output register data. If enable internal output, the IO port must set as output (IO control data=0). An additional feature supports the internal PWM output and external interrupt trigger input and IIC.

IO control data	Output data	Pull-up R	Wake-up feature	External input
0	X	No	No	No
1	0	No	No	Enable
1	1	Enable	Enable	Enable

X: don't care the value

IO control data	Internal output	IO pad
0	Enable	Output internal data
0	Disable	Output register data
1	X	IO pad input data

X: don't care the value

Read P _{xi}	Read input data
1	IO pad data



.. IO port with internal PWM output and IIC

The standard input/output port has the IO control register for switching input or output mode and data register stores the output data in output mode. If IO control data=1 and output data=1, the IO port is programmed as input with pull-up resistor and also activates the wake-up function. User intends to read the port data with differed read instruction. The read PxI is reading data comes from IO pad data. The data register reading result will have the same value with output register data. If enable internal output, the IO port must set as output (IO control data=0). An additional feature supports the internal PWM output and external interrupt trigger input and IIC.

IO control data	Output data	Pull-up R	Wake-up feature
0	X	No	No
1	0	No	No
1	1	Enable	Enable

X: don't care the value

IO control data	Internal output	IO pad
0	Enable	Output internal data
0	Disable	Output register data
1	X	IO pad input data

X: don't care the value

Read <u>PxI</u>	Read input data
1	IO pad data



TC7681




Figure IO-F: Standard IO port with internal PWM output and IIC



. IO Pad Cell Structure and Function Description

.. IO port with touch pad input and PWM Output

The input/output port has the IO control register for switching input or output mode and data register stores the output data in output mode. If IO control register=1 and output data=1, the IO port is programmed as input with pull-up resistor and also activates the wake-up function. User intends to read the port data with differed read instruction. The read PxI is reading data comes from IO pad data. The data register reading result will have the same value with output register data. Software can performs a configuration (output data register=0, changing the IO control register 0 or 1) for open drain type that specifies suitable for key scan application. An additional feature supports the touch pad input.

Extern input	IO control data	Output data	Pull-up R	Wake-up feature
Disable	0	X	No	No
Disable	1	0	No	No
Disable	1	1	Enable	Enable
Enable and touch pad scan	X	X	No	No

X: don't care the value

IO control data	IO pad
0	Output register data
1	IO pad input data

Read PxI	Read input data
1	IO pad data



TC7681




Figure IO-G: Standard IO port with touch pad input and PWM output



3.IO Pad Cells

The main features of pad cell are including ESD/EFT protection and general IO access. A general IO pad cell can be configured as input with or without pull-up resistor, or working as a CMOS or NMOS output driver. The input pad cell must have pull-up resistor for avoiding a floating state when user doesn't care or not be used. For concerning the standby current, user can use data register or IO control register to fit the application.

IO File Register

TAC[010H]: Port A IO control register [R/W], default value [-111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	TAC2	TAC1	TAC0
Read/Write	-	R/W	R/W	R/W

TAC2~TAC0: Port A IO control data.

TA[011H]: Port A output data register [R/W], default value [-111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	TA2	TA1	TA0
Read/Write	-	R/W	R/W	R/W

TA2~TA0: Port A output data.

TBC[012H]: Port B IO control register [R/W], default value [--11]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	TBC1	TBC0
Read/Write	-	-	R/W	R/W

TBC1~TBC0: Port B IO control data.

PB[013H]: Port B output data register [R/W], default value [--11]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	TB1	TB0
Read/Write	-	-	R/W	R/W

TB1~TB0: Port B output data.



TC7681

TCC[014H]: Port C IO control register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCC3	TCC2	TCC1	TCC0
Read/Write	R/W	R/W	R/W	R/W

TCC3~TCC0: Port C IO control data.

✧ TC[015H]: Port C output data register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TC3	TC2	TC1	TC0
Read/Write	R/W	R/W	R/W	R/W

TC3~TC0: Port C output data.

✧ TDC[016H]: Port D IO control register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TDC3	TDC2	TDC1	TDC0
Read/Write	R/W	R/W	R/W	R/W

TDC3~TDC0: Port D IO control data.

✧ TD[017H]: Port D output data register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TD3	TD2	TD1	TD0
Read/Write	R/W	R/W	R/W	R/W

TD3~TD0: Port D output data.

✧ TAI[200H]: Port A pad data reading address register [R], default value [----]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	TAI2	TAI1	TAI0
Read/Write	-	R	R	R

TAI2~TAI0: Port A pad data.



✧ TBI[201H]: Port B pad data reading address register [R], default value [----]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	TBI1	TBI0
Read/Write	-	-	R	R

BI1~TBI0T: Port B pad data.

✧ TCI[202H]: Port C pad data reading address register [R], default value [----]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TCI3	TCI2	TCI1	TCI0
Read/Write	R	R	R	R

TCI3~TCI0: Port C pad data.

✧ TDI[203H]: Port D pad data reading address register [R], default value [----]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TDI3	TDI2	TDI1	TDI0
Read/Write	R	R	R	R

TDI3~TDI0: Port D pad data.

. IO Port's Special function

When special IO function is selected by PSP register, PA0,PA1,PA2 are special function. When use this function, PA0 must set as input, PA1 & PA2 must set as output by software. ODATA register can be store Key touch pad information by software. It can output ODATA register's content to PA1 & PA2 by control PA0. User can use this function to get Key touch pad information.



✧ PSP[009H]: Peripheral power saving control register [R/W], default value [---0]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	-	SPECIO
Read/Write	-	-	-	R/W

SPECIO: Special IO function selector. (0:disable; 1:enable)

✧ ODATA[21FH]: Touch pad output data register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	ODATA3	ODATA2	ODATA1	ODATA0
Read/Write	R/W	R/W	R/W	R/W

ODATA3~0: Touch pad output data.

PA0 (input)	PA1 (output)	PA2 (output)
1	ODATA0	ODATA1
0	ODATA2	ODATA3

10 non-contact inputs touch pad detector

The touch pad detector applies the charge sharing conception. The inputs share the pad with IO ports. Built-in charge sharing control, duty detector and de-bounce feature can response the input with varied output refresh rate that dependant on the system request. For power saving concern, auto power off function and wake up de-bounce capability can support a lower average operating current.



TC7681





Figure: 10 pads touch pad detector

Parameters	Target Value	Remark
Touch pad clock	OSCH or OSCL	4MHz or 32KHz (typical)
Modulation clock	OSCH/N or OSCL	N=1,2,4,8,16,32,64
Duty counter	12-bit	With INT
Reload data latch	12-bit	Write only
Touch pads	1~10 Pad	-
Key de-bounce time	s/w implements	By application or cover thickness
Sensitivity level	Offset value by s/w	Resolution=1 modulation clock



TC7681

The flowchart as follow:





SPCON0 [20DH]: Special control 0 register [R/W] , default value [000-]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	CDSC2	CDSC1	CDSC0	-
Read/write	R/W	R/W	R/W	-

CDSC2~CDSC0: Charge and discharge sequence control for touch pad detection function.

CDSC2~CDSC0	Sequence change clock
000	OFF
001	2
010	4
011	6
100	8
101	12
110	16
111	Reserve

TPCON0 [241H]: Touch pad control 0 register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	VREFS1	VREFS0	TPNIS	TPMODE
Read/write	R/W	R/W	R/W	R/W

TPMODE: Touch pad mode for touch pad scan.

0: CI tie to VSS when discharge mode.

1: CI tie to VDD when charge mode.

TPNIS: Touch pad detection type selector.

0: Touch pad detector use Schmitt trigger output signal.

1: Touch pad detector use comparator output signal.

VREFS1~VREFS0: Voltage reference selector for touch pad detector.

00: 1/2 VDD.

01: 2/3 VDD.

10: 1/3 VDD.

11: 1/3 VDD.



✧ TPINTC[00EH]: Touch pad interrupt control register [R/W], default value [00--]

TPINTC	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCTIE	TPCMPIE	-	-
Read/Write	R/W	R/W	-	-

TPCMPIE: Capacitor overcharge interrupt enable. (0: disable; 1: enable)

TPCTIE: Duty counter overflow interrupt enable. (0: disable; 1: enable)

✧ TPINTF[00FH]: Touch pad interrupt request flag register [R/W], default value [00--]

TPINTF	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCTF	TPCMF	-	-
Read/Write	R/W	R/W	-	-

TPCMF: Capacitor overcharge's flag. (0: inactive; 1: active)

TPCTF: Duty counter's overflow flag. (0: inactive; 1: active)

✧ TPCT0[249H]: Touch pad duty counter & latch data 0 register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCT3/CT3	TPCT2/CT2	TPCT1/CT1	TPCT0/CT0
Read/Write	R/W	R/W	R/W	R/W

TPCT3~TPCT0: Duty counter 1st nibble for counter read.

CT3~CT0: 1st nibble of reload latch data.

✧ TPCT1[24AH]: Touch pad duty counter & latch data 1 register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCT7/CT7	TPCT6/CT6	TPCT5/CT5	TPCT4/CT4
Read/Write	R/W	R/W	R/W	R/W

TPCT7~TPCT4: Duty counter 2nd nibble for counter read.

CT7~CT4: 2nd nibble of reload latch data.

✧ TPCT2[24BH]: Touch pad duty counter & latch data 2 register [R/W], default value [1111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPCT11/CT11	TPCT10/CT10	TPCT9/CT9	TPCT8/CT8
Read/Write	R/W	R/W	R/W	R/W

TPCT11~TPCT8: Duty counter 3rd nibble for counter read.

CT11~CT8: 3rd nibble of reload latch data.



Duty counter value= TPCT2*256 +TPCT1*16+TPCT0

When user writes data to the TPCT2~TPCT0, the data just keep in TPCT2~TPCT0 latch register. When TPCHS0 is writing, the TPCT2~TPCT0 latch register's complement value will load into TPCT2~TPCT0 duty counter as initial value and start the scan function. The duty counter will be enabled by writing the TPCHS0 register and will set the TPCTF flag if duty counter overflow. As writing any of the TPCHS0 addresses will reload the 12 bit counters and clear the TPCTF & TPCMPF.

◇ TPNCT0[24EH]: Touch pad non debounce latch data 0 register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPNCT3	TPNCT2	TPNCT1	TPNCT0
Read/Write	R/W	R/W	R/W	R/W

TPNCT3~TPNCT0: Latch data 1st nibble for counter read.

◇ TPNCT1[24FH]: Touch pad non debounce latch data 1 register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPNCT7	TPNCT6	TPNCT5	TPNCT4
Read/Write	R/W	R/W	R/W	R/W

TPNCT7~TPNCT4: Latch data 2nd nibble for counter read.

◇ TPNCT2[250H]: Touch pad non debounce latch data 2 register [R/W], default value [xxxx]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPNCT11	TPNCT10	TPNCT9	TPNCT8
Read/Write	R/W	R/W	R/W	R/W

TPNCT11~TPNCT8: Latch data 3rd nibble for counter read.

MCKS[240H]: Modulation clock selector register [R/W], default value [-111]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	MCKS2	MCKS1	MCKS0
Read/Write	-	R/W	R/W	R/W



MCKS2~MCKS0	Sample time	MCKS2~MCKS0	Sample time
000	OSCH/1	100	OSCH/16
001	OSCH/2	101	OSCH/32
010	OSCH/4	110	OSCH/64
011	OSCH/8	111	OSCL

The TPCMPF will be set as no modulation clock going into duty counter with de-bounce feature and will also call the interrupt as TPCMPIE=1 .

TPCHS0[243H]: Touch pad channel selector 0 register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPEN3	TPEN2	TPEN1	TPEN0
Read/Write	R/W	R/W	R/W	R/W

TPEN3~TPEN0: Touch pad channel selector 1st nibble.

TPCHS1[244H]: Touch pad channel selector 1 register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	TPEN7	TPEN6	TPEN5	TPEN4
Read/Write	R/W	R/W	R/W	R/W

TPEN7~TPEN4: Touch pad channel selector 2nd nibble.

TPCHS2[245H]: Touch pad channel selector 2 register [R/W], default value [--00]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	-	TPEN9	TPEN8
Read/Write	-	-	R/W	R/W

TPEN9~TPEN8: Touch pad channel selector 3rd nibble.



As program writes the TPCHS0 register hardware automatically discharges the external capacitor and enables the sensor clock input until period end.

Channel Enable State	TPCHS0 TPEN3~0	TPCHS1 TPEN7~4	TPCHS2 TPEN9~8
TP0	0001	0000	00
TP1	0010	0000	00
TP2	0100	0000	00
TP3	1000	0000	00
TP4	0000	0001	00
TP5	0000	0010	00
TP6	0000	0100	00
TP7	0000	1000	00
TP8	0000	0000	01
TP9	0000	0000	10

When TPCHS0 is writing, TPCTL will be set TP RUN mode, and touch pad begin to scan touch pad. Users can enable multi-channel by setting corresponding bit 1, which will turn on all enable channel at the same time.

TPCTL[248H]: Touch pad control register [R/W], default value [-000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	-	TPCTL2	TPCTL1	TPCTL0
Read/Write	-	R/W	R/W	R/W

TPCTL2~TPCTL0: Touch pad control selector.

As program writes the TPCTL register hardware automatically discharges the external capacitor and enables the sensor clock input until period end.

TPCTL2~TPCTL0	Channel Enable State
000	TP STOP
001	TP RUN
010	-
011	Discharge/Charge
100	Inner pad
101	-
110	-
111	-



TP STOP: STOP the touch pad feature and release pad for IO port.

TP RUN: TP RUN is touchpad scan start signal, its scan the channel by TPCHS2~0 select.

Discharge/Charge: Discharge(charge) can hold touch pad in discharge(charge) state, to avoid discharge(charge) time too short.

Inner pad: Select switch select Inner pad. Inner pad is reference Key, this pad is no bounding to package.

When user writes data to the TPCT2~TPCT0, the data just keep in TPCT2~TPCT0 latch register. When writing the TPCTL register (exclude select TP STOP), the TPCT2~TPCT0 latch register's complement value will load into TPCT2~TPCT0 duty counter as initial value and start the scan function.

As writing the TPCTL register (exclude select TP STOP) will reload the 12-bit duty counter and clear the TPCTF and TPCMPF.

As touch pad analog switch keeps on, the relative IO port is disabled as tri-state by hardware.

CIA[24CH]: Capacity load selector register [R/W], default value [0000]

Register	Bit3	Bit2	Bit1	Bit0
Bit Name	CIA3	CIA2	CIA1	CIA0
Read/Write	R/W	R/W	R/W	R/W


CIA3~CIA0: Capacity load selector for touch pad.

CIA3~CIA0	Capacity load	CIA3~CIA0	Capacity load
0000	0.0 pf	1000	4.0 pf
0001	0.5 pf	1001	4.5 pf
0010	1.0 pf	1010	5.0 pf
0011	1.5 pf	1011	5.5 pf
0100	2.0 pf	1100	6.0 pf
0101	2.5 pf	1101	6.5 pf
0110	3.0 pf	1110	7.0 pf
0111	3.5 pf	1111	7.5 pf




TC7681

§ Application Circuit:(for reference only)



§ Package Information: SOP 16





TC7681

§ Ordering Form:

	Package type

Modified Record:

Body:

2025/02/18: 1st version